Memory architecture

Results: 1714



#Item
331Virtual memory / Windows Server / Windows NT / Memory management / Rootkit / Windows / Virtual address space / Page / Architecture of Windows NT / Computer architecture / Microsoft Windows / System software

digital investigation 4SS62–S64 available at www.sciencedirect.com journal homepage: www.elsevier.com/locate/diin

Add to Reading List

Source URL: dfrws.org

Language: English - Date: 2007-08-08 22:11:55
332Intelligence tests / Cognitive science / Intelligence / Cognitive tests / Cognitive style / Wechsler Intelligence Scale for Children / Keith Stanovich / Working memory / Cognitive architecture / Mind / Psychology / Educational psychology

J. Experimental Child Psychology–52 www.academicpress.com Heuristic and analytic processing: Age trends and associations with cognitive ability and cognitive styles

Add to Reading List

Source URL: www.keithstanovich.com

Language: English - Date: 2012-05-21 17:15:36
333Central processing unit / MIPS architecture / Instruction set / 64-bit / Processor register / Assembly languages / Pointer / Memory address / AN/UYK-8 / Computer architecture / Instruction set architectures / Computing

EN164: Design of Computing Systems Lecture 09: Processor / ISA 2 Professor Sherief Reda http://scale.engin.brown.edu Electrical Sciences and Computer Engineering School of Engineering

Add to Reading List

Source URL: scale.engin.brown.edu

Language: English - Date: 2014-03-23 13:26:52
334Central processing unit / Computer memory / Instruction set architectures / CPU cache / Cache / Microarchitecture / Intel Core / DEC Alpha / Computer architecture / Computer hardware / Computer engineering

Exploiting Locality to Improve Circuit-level Timing Speculation Jing Xin, Northwestern University and Russ Joseph, Northwestern University Abstract—Circuit-level timing speculation has been proposed as a technique to r

Add to Reading List

Source URL: users.eecs.northwestern.edu

Language: English - Date: 2010-04-13 16:41:18
335Concurrent computing / Computer architecture / Models of computation / Parallel computing / Software transactional memory / Thread / Linearizability / Concurrent data structure / Lock / Computing / Concurrency control / Transaction processing

Applying Dataflow and Transactions to Lee Routing Chris Seaton, Daniel Goodman, Mikel Luj´an, and Ian Watson University of Manchester {seatonc,goodmand,mikel.lujan,watson}@cs.man.ac.uk

Add to Reading List

Source URL: www.chrisseaton.com

Language: English - Date: 2013-03-27 03:32:35
336GPGPU / Nvidia / OpenCL / Video cards / Linux kernel / Kernel / Thread / Memory barrier / Parallel computing / Computing / Computer architecture / Software

PDF Document

Add to Reading List

Source URL: www.doc.ic.ac.uk

Language: English - Date: 2015-04-21 04:53:19
337Virtual machines / X86 architecture / Operating system / Kernel / Ghost / Virtual memory / Hyper-V / Rootkit / IOMMU / System software / Software / Computing

Virtual Ghost: Protecting Applications from Hostile Operating Systems John Criswell Nathan Dautenhahn

Add to Reading List

Source URL: sva.cs.illinois.edu

Language: English - Date: 2014-01-16 14:57:03
338Distributed computing architecture / Cluster computing / Computer architecture / Supercomputer / Benchmark / Memory management / Algorithm / Computing / Concurrent computing / Parallel computing

The  Structural  Simula.on  Toolkit   (SST) Arun  Rodrigues Sandia National Laboratories is a multi-program laboratory managed and operated by Sandia Corporation, a wholly owned subsidiary of Lockheed Mart

Add to Reading List

Source URL: xstackwiki.modelado.org

Language: English - Date: 2014-06-03 14:45:47
339Computing / CPU cache / Computer architecture / Web cache / Pentium II / Pentium / Cache / Computer hardware / Computer memory

Microsoft Word - 6640_icbsr_cache_infrastructure_assessment_rpt_2005_0317.d.

Add to Reading List

Source URL: icbs.nwcg.gov

Language: English - Date: 2008-06-04 13:20:52
340Association for Computing Machinery / Programming Language Design and Implementation / Computer memory / Multi-core processor / SIGPLAN / Embedded system / Computing / Computer architecture / Computer science

MSPC 2014 ACM SIGPLAN Workshop on Memory Systems Performance & Correctness 13 June 2014, co-located with PLDI 2014 General Chair Jeremy Singer, University of Glasgow

Add to Reading List

Source URL: mspcworkshop.org

Language: English - Date: 2014-06-15 12:05:37
UPDATE